

FIGURE 1




FIGURE Z




FIGURE 3




FIGURE 4




FIGURE 5

Sinc #2e 6th order 2. Bismarck Sinc Decimation Chain Sinc #2d 5th order SINC 2 Sinc #2c 4th order Sinc #2b 4th order (3 Sinc #2a 4th order 64KH2 17 bits FOS P Sinc #1a Sinc #1b 6th order 5th order **₹ ATAM**

FIGURE 6

• Fifth order decimate by 8:

$$H(z) = \left(\frac{1-z^{-4}}{1-z^{-1}}\right)^5$$

• 36 tap FIR filter. Half of the (symmetric) coefficients

h ₅ =126 h _c =210 h _c =330 h _c =490	n p
h ₄ =70 h ₅ =126	h ₁₃ =1750 h ₁₄ =2010
12=15 h3=35	=1190 h ₁₂ =1470
h ₁ =5 h	h ₁₀ =926 h ₁₁ =1190 h
$h_0=1$	р ₉ =690




FIGURE B

$$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^{4}$$

Impulse Response:

$$y[n] = x[n] + 6 \cdot x[n-1] + 15 \cdot x[n-2] + 20 \cdot x[n-3] + 15 \cdot x[n-4] + 6 \cdot x[n-5] + x[n-6]$$

3. Bismarck Sinc1b Functional Diagram




FIGURE 10

Filter	System	IMPULSE RESPANSE
Name	Function	(ALTER COEFFICIENTS)
Sinc2(a) Sinc2(b)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^4$	h[n] = [1 4 6 4 1]
Sinc2(c)	$ H(z) = \left(\frac{1-z-1}{1-z-1}\right) = (z)H$	[u
Sinc2(d)	$H(z) = \left(\frac{1-z^{-1}}{1-z^{-1}}\right)^3$	
Sinc2(e)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^{\epsilon}$	h[n] = [1 6 15 20 15 6 1]

FLGURE 11

Sinc2(a) and Sinc2(b):

$$y[n] = x[n] + 4x[n-1] + 6x[n-2] + 4x[n-3] + x[n-4]$$

= $x[n] + 4x[n-1] + 4x[n-2] + 2x[n-2] + 4x[n-3] + x[n-4]$




FIGURE 12

FIGURE 13A Sinc2(c):


FLOURE 13B Sinc2(d):

y[n] = x[n] +
$$5x[n-1] + 10x[n-2] + 10x[n-3] + 5x[n-4] + x[n-5]$$


= x[n] + $[4x[n-1] + x[n-1]] + [8x[n-2] + 2x[n-3] + [8x[n-3]] + [4x[n-4] + x[n-4]] + x[n-5]$

FIGURE 13C Sinc2(e):

Sinc2(a) and Sinc2(b):




Accumulate Phase (2 additions) FIGUAG 14A



Output Phase (4 additions)
Figure 148

Sinc2(d):



P[0]

h[2]

h[4]

x[n]

Accumulate Phase (5 additions)

FICURE 15A






FIGURE 15B


Sinc2(e):






Output Phase (6 additions)

FICURE 178





(F11.188) Ch4 Data Reg Ch4 Datapath 7 (FIL. 184) Ch3 Data Reg Datapath ट्टी इस् Ch3 Data from Sinc1 (F. 6. 1978) Ch2 Data Reg Datapath Odtput Odtput Ch2 실활 (61.6 MS) DSP DataBus (24-bits) Datapath Chi Data Reg Output Output CF. 를 동 Datapath Control Signals RAMA RAMA 01617 Sequence Control 2 RAM2 (Sub-routines) Sinc2 Control Clock Gating Circuitry RAMI data 7500 A 1 1988 RAMI Sequence Control 1 CLX512-RAM1 (Main Program) RAM

Sinc2 Control-Datapath Architecture

FIGURE 20A




FIGURE 208

Programming Procedure:

- 1. Select decimation rate.
- 2. Select required mini-sincs and associated Accumulate and Output subroutines.
- 3. Separate coefficients into form suitable for shift-add operations.
- 4. Check for overflow after each addition in the filter.
- 5. Perform necessary truncation to 24 bits and scaling of subsequent coefficients in mini-sincs.
- 6. Time multiplex Accumulate and Output Subroutines so that a maximum of 8 additions/subtractions are performed for each input from sinc1.
- 7. Create code for RAM2 (Accumulate and Output Subroutines) in the form: [Coeff 1] [Src 1] [Src 2] [Dest] [Coeff2] [Done Subroutine]
- 8. Create code for RAM1 (Main Control code)
 [Line #] [Wait for new data] [Done program]




FIGURE 22




FIGURE 23




FIGURE 24A

FIGURE 24B




FIGURE 25




FIGURE 26




FIGURE 27




FIGURE 28




FIGURE 29




FIGURE 30A




FIGURE 30B

FIGURE 3001	wire
F160/2E 30CZ	24 wires
FIGURE BOCZ	register
FIGURE 30C4	multiplexer
FIGURE 3025	tristate buffer
FIGURE 30C6	inverter
FIGURE 30C7	exclusive or gate
FIGURE 30CB	+ adder
FIGURE 3069	* multiplier
FIGURE 30C/0	right shifter




FIGURE 30 D





FIGURE 30E



State	Actions During State								
S0	$D_0(D4_k) = D_4(D4_{k-1}) + D_3(D3_{k-1})$	Clear SUM	Load DINk						
SI	$D_0(D3_k) = D_4(D3_{k-1}) + D_3(D2_{k-1})$	$SUM_k += D_0(D4_k) >> Shift4$							
S2	$D_0(D2_k) = D_4(D2_{k-1}) + D_3(D1_{k-1})$	$SUM_k += D_0(D3_k) >> Shift3$							
S3	$D_0(D1_k) = D_4(D1_{k-1}) + D_3(R_{k-1})$	$SUM_k += D_0(D2_k) >> Shift2$							
S4 -		$SUM_k += D_0(D1_k) >> Shift1$							
S5	$D_0(R_k) = DIN_k +/- VREF$								

FIGURE 30FZ




FIGURE 30 GI

State		Actions During	State	
S0	Clear SUM	Clear C	Clear B	Clear A
Sl				Load A <mem(d4<sub>k)</mem(d4<sub>
S2			Shift B <a(d4<sub>k)</a(d4<sub>	Load A <mem(d3<sub>k)</mem(d3<sub>
S3	$SUM_k += B(D4_k) >> Shift4$	$C = B(D4_k) + A(D3_k)$	Shift B <a(d3<sub>k)</a(d3<sub>	Load A <mem(d2<sub>k)</mem(d2<sub>
S4				Store C>Mem(D4 _{k+1})
S5	$SUM_k += B(D3_k) >> Shift3$	$C = B(D3_k) + A(D2_k)$	Shift B <a(d2<sub>k)</a(d2<sub>	Load A <mem(d1<sub>k)</mem(d1<sub>
S6				Store C>Mem(D3 _{k+1})
S7	$SUM_k += B(D2_k) >> Shift2$	$C = B(D2_k) + A(D1_k)$	Shift B <a(d1<sub>k)</a(d1<sub>	Load A <mem(din<sub>k)</mem(din<sub>
S8				Store C>Mem(D2 _{k+1})
S9	$SUM_k += B(D1_k) >> Shift1$	$C = B(Dl_k) + A(DIN_k)$	Shift B <a(din<sub>k)</a(din<sub>	Load A <mem(vref)< td=""></mem(vref)<>
S10			Shift B <a(vref)< td=""><td>LoadReg A<c(temp)< td=""></c(temp)<></td></a(vref)<>	LoadReg A <c(temp)< td=""></c(temp)<>
S11		C = +/-B(VREF) + A(Temp)	,	
S12		•		Store C>Mem(D1 _{k+1})

FIGURE 30 62




FIGURE 30 HI

State	Actions During State									
S0	Clear SUM	Load C < D4 _k		Load DIN _k						
SI	$SUM_k += C(D4_k) >> Shift4$	Load C < D3 _k	$D4_{k+1} = C(D4_k) + D3_k$							
S2	$SUM_k += C(D3_k) >> Shift3$	Load C < D2 _k	$D3_{k+1} = C(D3_k) + D2_k$							
S3	$SUM_k += C(D2_k) >> Shift2$	Load C < Dlk	$D2_{k+1} = C(D2_k) + D1_k$							
S4	$SUM_k += C(Dl_k) >> Shift1$	$C(Temp) = C(D1_k) + DIN_k$								
S5			$D1_{k+1} = C(Temp) +/- VREF$							

FIGURE 30HZ




FIGURE 31




FIGURE 32

SUM ₄ = D4 ₂ >>1 D4 ₄ +1 = D4 ₁ + D5 ₂ Losd DIN ₄ Write +D4>>1 D4>>1 D4>>1	P	Feedforward	Integration	Temp	Dîn	MUS	SUMSIGN	TEMP	S Bus	I Bus	Write I
SUM _k = D _{k+1} = D _k + D ₁ Acc.//Write +D _{2>+6} + D ₂ +D _{2>+6} + D ₂ +D _{2>+6} + D ₁ +D _{2>+7} + D ₁ +D _{2>+7} + D ₁ +D ₁	0		D4k1 = D4k		Load DIN _k	Write			+D4>>7 +D4>>9 +D4>>11	+D3	ሻ
SUM _k = SUM _k D2 _{k+1} = D2 _k + D1 _k Acc./ + D2>>1 + D2>>1 + D1 + D2 + D1 + D2 +	-	SUM _k = SUM _k + D3 _k >>8 + D3 _k >>5 + D3 _k >>4	D3 _{k+1} = D3 _k + D2 _k			Acc./ Write		·	+D3>>4 +D3>>5 +D3>>8	+D2	D3
SUM _k = SUM _k D1 _{k+1} = D1 _{k+1} + DIN _k Acc/ Write +D1	2	SUM _k = SUM _k +D2 _k >>1 -D2 _k >>1 -D2 _k >>4	D2 _{k+1} = D2 _k + D1 _k			Acc./ Write	·		-D2>>4 +D2>>1 -D2>>1	+D1	D2
Di _{k+1} = Di _{k+1} , +/- VREF +FB	9	Sum _k = Sum _k + D1 _k	Di _{k+i} ' = Di _k + DiN _k	-	·	Acc./ Write	Write		10+ 10- 10-	NJQ+	DI
	4		· +/- VREP					·		+FB	ΙΩ
	5										
	9			·							
	7										

													_	
HEX		051C 00E4AC	04D3 0082A1	048A 00909F	1469 000003	00000 6/00	00000 0000	00000 0000	00000 00000					
₹	0	0	1	-	-	0	.0	0	0					
3 2 2	1	0	0	-	1	0	0	0	0					
	2	1	0	-	0	0	0	0	0					
	3	1	0	-	0	0	0	0	0					
shift_s3	4	0	0	1	0	0	0	0	0					
4	5	1	1	0	0	0	0	0	0					
	6	0	0	0	0	0	0	0	0					
	7	1	1	1	0	0	0	0	0					
5	8	0	0	0	0	0	0	0	0					
shift_s2	6	0	1	0	0	0	0	0	0					
. F	10	1	0	0	0	0	0	0	0					
	1	0	0	.0	0	0	0	0	0					
	1 2	0	0	-	0	0	0	0	0					
	1	1	0	0	0	0	0	0	0					
_	- 4	1	0	0	0	0	0	0	0					
shift_s1	1 5	1	1	1	0	0	0	0	0					
şþi	1	0	0	0	0	0	0	0	0					
	7	0	0	0	0	0	0	0	0					
•	- 8	0	0	0	0	0	0	0	0					
	1 6	0	0	0	0	0	0	0	0					
_	0	0	0	0	0	0	0	0	0					
Par C	1	0	0	0	0	0	0	0	0					
5	24	0	0	0	0	0	0	0	0					
	32	0	0	0	0	0	0	0	0					
а	42	0	-	0	-	-	0	0	0			•		
apara en	22	0	-	-	0	0	0	0	0					
Ę.	0.20	-	0	0	0	0	0	0	0					
a	42	-	0	-	-	-	0	0	0					
ibus, en	4 8	-	-	0	0	-	0	0	0		Г			
Įĕ	20	0	0	0	-	-	0	0	0					
	60	0	-	0	-	-	0	0	0					
P. IM	6	0	-	-	0	0	0	0	0					
*	23	-	0	0	0	0	0	0	0					
€-	66	-	0	0	0	0	0	0	0					
S	m 4	-	-	-	-	0	0	0	0					
O	E 20	0	0	0	0	0	0	0	0					
O	6.0	9	0	0	1	0	0	0	0					
						_				 			 	

FIGURE 34




Table 1: Legend

dout_dly0	data output bit, 0 delay
dout	data output bit, 0-63 clock delay
delay[5:0]	how many clocks (0-63) to delay output data dout_dly0
delay[5:4]	selects segment into which to direct dout_diy0
delay[3:0]	selects where to tap segment D to get dout

FIGURE 35B

RSU & ADCinterface Clock Relationships with SYNC RSU Clocks (Created from CLK16 Rising Edge) CLK16 (16.384MHz) CLKS CLK+ CLKI CLKI CLX512 CLX256 SCLK CLKSYNC ADC Clocks (created from CLK16 Falling Edge) MCLK (2.048MHz)
PCLK **PCLK** , a. [40 180ms MRESET sampled_mreset Q1 ليا PHI1 (1.024 MHz) PHI₂ PHIIR PHIF PHI2R PHI2F WI

W2

DATA (RZ)

MDATA (NRZ)




Figure 37